

Welldisk Technology Corp. CompactFlash Memory Card Datasheet W03P03-XXXXX 1GB、2GB、4GB、8GB Version 1.1

Document Number:

RA01-2017



1.	Ir	ntroduction	4
	1.1.	General Description	4
	1.2.	Block Diagram	4
2.	Fe	eatures	5
3.	P	roduct Specifications	6
	3.1.	System Environmental Specification	6
	3.2.	System Power Requirement	6
	3.3.	System Performance	7
	3.4.	System Reliability	7
	3.5.	Capacity Specification	7
4.	Ir	ntertface description	8
	4.1.	Pin Assignments	8
	4.2.	Pin Descriptions	10
5.	Pł	nysical Dimension	17
6.	Pa	artnumber Decoder	18



Revision History

Revision	Draft Date	History	Author
1.1	2017/6/13	Modify 4.2. Pin Descriptions	Migo Huang



1. INTRODUCTION

1.1. General Description

CompactFlashTM Cards are design base on CompactFlashTM Card Specification 4.1 compliant. It make up of a flash memory controller and NAND-Type flash memory. It can support a capacity of 1GB, 2GB, 4GB, 8GB. The CompactFlashTM card come with Standard operating temperature grad ($0^{\circ}C^{+70}$ °C) and Wide operating temperature grade ($-40^{\circ}C^{+85^{\circ}C}$) to fulfill various specialized applications in normal or harsh operating environments. CompactFlashTM Card is ideal solutions for critical applications which request for long term supply with consistent key components.

1.2. Block Diagram



CF Card Block Diagram



2. FEATURES

- CompactFlash[™] Card Specification 4.1 compliant
- Operating Modes:
 - PC Card Memory Mode.
 - PC Card I/O Mode.
 - True-IDE Mode.
- Ultra DMA Mode supported up to Mode 4
- Hardware RS-code ECC capable of correcting 24 bits in a 1,024-byte data
- Reliable wear-leveling algorithm to ensure the best of flash endurance.
- Very low power consumption
- Very high performance
- Rugged environment is working well
- Automatic error correction and retry capabilities
- Supports power down commands and Auto Stand-by / Sleep Mode
- +5 V $\pm 10\%$ or +3.3 V $\pm 5\%$ operation
- Low weight
- Noiseless
- MTBF > 2,000,000 hours
- Minimum 10,000 insertions
- Support S.M.A.R.T. Command
- Capacity: 1GB, 2GB, 4GB, 8GB



3. PRODUCT SPECIFICATIONS

For all the following specifications, values are defined at ambient temperature and nominal supply voltage unless otherwise stated.

3.1. System Environmental Specification

Referral Part N	Number	W03P03-XXXXX	
Standard	Operating	0ºC ~ +70ºC	
Temperature	Non-operating	-20ºC ~ +80ºC	
Wide	Operating	-40ºC ~ +85ºC	
Temperature	Non-operating	-50ºC ~ +95ºC	
Uumiditu	Operating	F9(× 0F9/ per condensing	
питацу	Non-operating	5% 95% non-condensing	
Vibration	Operating		
Vibration	Non-operating	15G peak-to-peak maximum	
Shock	Operating		
SNOCK	Non-operating		
Altitudo	Operating	EQ 000 fact maximum	
Allitude	Non-operating	So,000 leet maximum	

3.2. System Power Requirement

Referral Part Number		W03P03-XXXXX
DC Input Voltage 100n (p-p)	nV max. ripple	5V±10%
+5V Current	Standby Mode:	12.5 mA
(Maximum average	Reading Mode:	120 mA
value)	Writing Mode:	160mA



3.3. System Performance

Data Transfer Rate To/Fro	m Flash	25 Mbytes /sec burst
Data Transfer Rate	Ultra DMA mode 4	66 Mbytes /sec burst
To/From Host	PIO mode 4	16.6Mbytes /sec burst
	Sequential Read	30 M bytes / sec Max.
	Sequential Write	27 M bytes / sec Max.
	Sequential Read	30 M bytes / sec Max.
	Sequential Write	27 M bytes / sec Max.
	Sequential Read	53 M bytes / sec Max.
4GD SLC	Sequential Write	32 M bytes / sec Max.
	Sequential Read	53 M bytes / sec Max.
	Sequential Write	32 M bytes / sec Max.

3.4. System Reliability

MTBF	> 2,000,000 hours			
Data Daliability	< 1 non-recoverable error in 10 ¹⁴ bits read			
Data Reliability	< 1 erroneous correction in 10 ²⁰ bits read			
Wear-leveling Algorithms	Supportive			
FCC Technology	Hardware RS-code ECC capable of correcting 24 bits in a			
ECC rechnology	1,024-byte data			
	Greater than 60,000 cycles Logically contributed by			
Endurance (SLC)	Wear-leveling and advanced bad sector management			
Data Retention	10 years			

3.5. Capacity Specification

The specific capacities for the various models and the default number of heads, sectors and cylinders.

Capacity	Default Cylinder	Default Head	Default Sector	User Data Size
1GB	1,966	16	63	Depended on file
2GB	3,900	16	63	
4GB	7,785	16	63	management
8GB	15,538	16	63	

Welldisk Technology Co,. Ltd.



4. INTERTFACE DESCRIPTION

4.1. Pin Assignments

	Memory card r	node	I/O card mode		True IDE mode	
Pin NO.	Signal name	I/O	Signal name	I/O	Signal name	I/O
1	GND	_	GND	_	GND	—
2	D3	I/O	D3	I/O	D3	1/0
3	D4	I/O	D4	I/O	D4	I/O
4	D5	I/O	D5	I/O	D5	I/O
5	D6	I/O	D6	1/0	D6	I/O
6	D7	I/O	D7	1/0	D7	I/O
7	-CE1	Ι	-CE1		-CEO	I
8	A10	Ι	A10	_	A10 ²	Ι
9	-OE		-OE		-ATA SEL	Ι
10	A9		A9	I	A9 ²	Ι
11	A8	I	A8	I	A8 ²	I
12	A7	I	A7	I	A7 ²	I
13	VCC		VCC	_	VCC	—
14	A6	-	A6	Ι	A6 ²	I
15	A5		A5	Ι	A5 ²	Ι
16	A4	I	A4	I	A4 ²	I
17	A3	_	A3	Ι	A3 ²	Ι
18	A2	ł	A2	Ι	A2	Ι
19	A1	I	A1	I	A1	I
20	A0	I	A0	I	A0	I
21	DO	I/O	D0	I/O	D0	I/O
22	D1	I/O	D1	I/O	D1	I/O
23	D2	I/O	D2	I/O	D2	I/O
24	WP	0	-IOIS16	0	-IOCS16	0
25	-CD2	0	-CD2	0	-CD2	0
26	-CD1	0	-CD1	0	-CD1	0
27	D11 ¹	I/O	D11 ¹	I/O	D11 ¹	I/O
28	D12 ¹	I/O	D12 ¹	I/O	D12 ¹	I/O

Welld*i*sk Tech*nolo*gy *Co*,. Ltd.



29	D13 ¹	I/O	D13 ¹	I/O	D13 ¹	I/O
	Memory card r	node	I/O card mo	de	True IDE mo	de
Pin NO.	Signal name	I/O	Signal name	I/O	Signal name	I/O
30	D14 ¹	I/O	D14 ¹	I/O	D14 ¹	I/O
31	D15 ¹	I/O	D15 ¹	I/O	D15 ¹	I/O
32	-CE2 ¹	Ι	-CE2 ¹	Ι	-CE1 ¹	Ι
33	-VS1	0	-VS1	0	-VS1	0
					-IORD ⁷	
34	-IORD	I	-IORD	I	HSTROBE ⁸	I
					-HDMARDY ⁹	
					-IOWR ⁷	I
35	-IOWR	I	-IOWR		STOP ^{8, 9}	
36	-WE	I	-WE		-WE ³	Ι
37	RDY/-BSY	0	-IREQ	0	INTRQ	0
38	VCC	_	VCC	_	VCC	_
39	-CSEL⁵	I	-CSEL ⁵	I	-CSEL	Ι
40	-VS2	0	-VS2	0	-VS2	0
41	RESET	-	RESET		-RESET	Ι
					-IORDY ⁷	
42	-WAIT		-WAIT	0	-DDMARDY ⁸	0
					DSTROBE ⁹	
43	-INPACK	0	-INPACK	0	DMARQ	0
44	-REG	I	-REG	Ι	-DMACK ⁶	Ι
45	BVD2	1/0	-SPKR	I/O	-DASP	I/O
46	BVD1	I/O	-STSCHG	I/O	-PDIAG	I/O
47	D81	I/O	D8 ¹	I/O	D8 ¹	I/O
48	D9 ¹	I/O	D9 ¹	I/O	D9 ¹	I/O
49	D10 ¹	I/O	D10 ¹	I/O	D10 ¹	I/O
50	GND	_	GND	_	GND	—

Note:

1) These signals are required only for 16 bit accesses and not required when installed in 8 bit systems. Devices should allow for 3-state signals not to consume current.

2) The signal should be grounded by the host.

3) The signal should be tied to VCC by the host.

Welldisk Technology Co.. Ltd.



- 4) The mode is optional for CF+ Cards, but required for CompactFlashTM Storage Cards.
- 5) The -CSEL signal is ignored by the card in PC Card modes. However, because it is not pulled up on the card in these modes, it should not be left floating by the host in PC Card modes. In these modes, the pin should be connected by the host to PC Card A25 or grounded by the host.
- 6) If DMA operations are not used, the signal should be held high or tied to VCC by the host. For proper operation in older hosts: while DMA operations are not active, the card shall ignore this signal, including a floating condition
- 7) Signal usage in True IDE Mode except when Ultra DMA mode protocol is active.
- 8) Signal usage in True IDE Mode when Ultra DMA mode protocol DMA Write is active.
- 9) Signal usage in True IDE Mode when Ultra DMA mode protocol DMA Read is active.

4.2. Pin Descriptions

Signal Name	Dir.	Pin	Description
A10 – A00	I	8,10,11,12,	Th <mark>ese address lin</mark> es along with the -REG signal are used to select the
(PC Card Memory Mode)		14,15,16,17,	following: The I/O port address registers within the CompactFlash Storage
		10,13,20	Card or CF+ Card, the memory mapped port address registers within the
			CompactFlash Storage Card or CF+ Card, a byte in the card's information
			structure and its configuration control and status registers.
A10 – A00 (PC Card I/O Mode)	1	18,19,20	This signal is the same as the PC Card Memory Mode signal.
A02 - A00			In True IDE Mode, only A [02:00] are used to select the one of eight
(True IDE Mode)			registers in the Task File. the remaining address lines should be grounded
BVD1	I/O	46	This signal is asserted high, as BVD1 is not supported.
(PC Card Memory Mode)			
-STSCHG			This signal is asserted low to alert the host to changes in the READY and
(PC Card I/O Mode) Status Changed			Write Protect states, while the I/O interface is configured. Its use is
			controlled by the Card Config and Status Register.
-PDIAG			
(True IDE Mode)			In the True IDE Mode, this input / output is the Pass Diagnostic signal in the Master / Slave handshake protocol.

Welldisk Technology Co,. Ltd.



BVD2 (PC Card Memory Mode)	I/O	45	This signal is asserted high, as BVD2 is not supported.
-SPKR (PC Card I/O Mode)			This line is the Binary Audio output from the card. If the Card does not
-DASP			In the True IDE Mode, this input/output is the Disk Active/Slave
(True IDE Mode)			Present signal in the Master/Slave handshake protocol.
-CD1, -CD2	0	26,25	These Card Detect pins are connected to ground on the CompactFlash
(PC Card Memory Mode)			Storage Card or CF+ Card. They are used by the host to determine that the
-CD1, -CD2			This signal is the same for all modes
(PC Card I/O Mode)			This signal is the same for all modes.
-CD1, -CD2 (True IDE Mode)			This signal is the same for all modes.
		7.00	
-CEI, -CEZ (PC Card Memory Mode) Card		7,32	card whether a byte or a word operation is being performedCE2 always
Linable			accesses the odd byte of the word.
			-CE1 accesses the even byte or the Odd byte of the word depending on A0 and -CE2. A multiplexing scheme based on A0, -CE1, -CE2 allows 8 bit hosts to access all data on D0-D7. See Table 30, Table 33, Table 35, Table 39, Table 41 and Table 42. While (-) DMACK is asserted, -CE1 and -CE2 shall be held
-CE1, -CE2 (PC Card I/O Mode)			negated and the width of the transfers shall be 16 bits.
Card Enable			This signal is the same as the FC Cald Memory Mode signal.
(True IDE Mode)			In the True IDE Mode, -CS0 is the address range select for the task file
			registers while -CS1 is used to select the Alternate Status Register and the
			Device Control Register.
-CSEL	1	39	This signal is not used for this mode, but should be connected by the host to PC Card A25 or grounded by the host.
(PC Card Memory Mode)			This signal is not used for this mode, but should be connected by the host to PC Card A25 or grounded by the host.
(PC Card I/O Mode)			This internally pulled up signal is used to configure this device as a Master or
-CSEL			a Slave when configured in the True IDE Mode. When this pin is grounded,
(True IDE Mode)			this device is configured as a Master. When the pin is open, this device is
			configured as a Slave.

Welldisk Technology Co,. Ltd.



D15 - D00	I/O	31,30,29,28,	These lines carry the Data, Commands and Status information between the
(PC Card Memory Mode)		27,49,48,47,	host and the controller. D00 is the LSB of the Even Byte of the Word. D08 is
		6,5,4,3,2,	the LSB of the Odd Byte of the Word.
		23, 22, 21	
D15 - D00			This signal is the same as the PC Card Memory Mode signal. In True IDE
(PC Card I/O Mode)			Made all Task File operations accur in bute mode
D15 - D00			on the low order bus D [7:0] while all data transfers are 16 bit using
(True IDE Mode)			D[15:0].
GND		1,50	Ground.
(PC Card Memory Mode)			
GND			This signal is the same for all modes. This
(PC Card I/O Mode)			signal is the same for all modes.
GND			
(True IDE Mode)			
-IORD		34	This signal is not used in this mode.
except Ultra DMA			
Protocol Active)			
-IORD			This is an I/O Read strobe generated by the host. This signal gates I/O
(PC Card I/O Mode			data onto the bus from the CompactFlash Storage Card or CF+ Card
except Ultra DMA			when the card is configured to use the I/O interface.
Protocol Active)			In True IDE Mode, while Ultra DMA mode is not active, this signal has
-IORD			the same function as in PC Card I/O Mode.
(True IDE Mode – Except Ultra			
DMA Protocol Active)			
-HDMARDY			In all modes when Ultra DMA mode DMA Read is active, this signal is
(All Modes - Ultra DMA			asserted by the host to indicate that the host is ready to receive Ultra DMA
FIOLOCOL DIVIA Read)			data-in bursts. The host may negate – HDMARDY to pause an Ultra DMA
HSTROBE			transfer.
(All Modes - Ultra DMA			
Protocol DMA Write)			In all modes when Ultra DMA mode DMA Write is active, this signal is the
			data out strobe generated by the host. Both the rising and falling edge of
			HSTROBE cause data to be latched by the device. The host may stop
			generating HSTROBE edges to pause an Ultra DMA data-out burst.



-IOWR	I	35	This signal is not used in this mode.
(PC Card Memory Mode			
– Except Ultra DMA Protocol Active)			
-IOWB			The I/O Write strobe pulse is used to clock I/O data on the Card Data bus
(PC Card I/O Mode –			
Except Ultra DMA			into the CompactFlash Storage Card or CF+ Card controller registers when
Protocol Active)			the CompactFlash Storage Card or CF+ Card is configured to use the I/O
			interface.
			The clocking shall occur on the negative to positive edge of the signal
			(trailing edge).
(Irue IDE Mode – Except			In True IDE Mode, while Ultra DMA mode protocol is not active, this signal
			has the same function as in PC Card I/O Mode.
Active)			When Ultra DMA mode protocol is supported, this signal must be negated
STOP			beidre entering oftra DMA mode protocol.
(All Modes – Ultra DMA			In All Modes, while Ultra DMA mode protocol is active, the assertion of this
			signal causes the termination of the Ultra DMA data burst.
-OE	I	9	This is an Output Enable strobe generated by the host interface. It is used to
(PC Card Memory Mode)			read data from the CompactFlash Storage Card or CF+ Card in Memory Mode
			and to read the CIS and configuration registers.
-OE			In DC Cord I/O Mode, this signal is used to read the CIC and configuration
(PC Card I/O Mode)			registers.
-ATA SEL			To enable True IDE Mode this input should be grounded by the host.
(True IDE Mode)			
READY	0	37	In Memory Mode, this signal is set high when the CompactFlash Storage Card
(PC Card Memory Mode)			or CF+ Card is ready to accept a new data transfer operation and is held low
			when the card is busy.
			At power up and at Reset, the READY signal is held low (busy) until the
			CompactFlash Storage Card or CF+ Card has completed its power up or reset
			function. No access of any type
			should be made to the CompactFlash Storage Card or CF+ Card during this
			time.
-IREO			Note, however, that when a card is powered up and used with RESET
(PC Card I/O Mode)			continuously disconnected or asserted, the Reset function of the RESET pin
· · · · · · · · · · · · · · · · · · ·			is disabled. Consequently, the continuous assertion of RESET from the
			application of power shall not cause the READY signal to remain
			continuously in the busy state.
(True IDE MOde)			I/O Operation – After the CompactFlash Storage Card or CF+ Card has been
			configured for I/O operation, this signal is used as
			interrupt request. This interior to be to be relate a puse mode

Welld*i*sk Tech*nolo*gy *Co*,. Ltd.



IPC Card Memory Mode Memory and Register (Attribute) Memory accesses. High for Common Protocol Active) Memory Select In PC Card Momory Select In PC Card Memory Mode, when Ultra DMA Protocol is supported by rEEG the host and the host has enabled Ultra DMA Protocol on the card the, host shall keep the -REG signal negated during the execution of any DMA Command by the device. -DMACK The signal shall also be active (low) during I/O Cycles when the I/O address is on the Bus. Ultra DMA Protocol Active) In PC Card I/O Mode, when Ultra DMA Protocol on the card the, host shall keep the -REG signal negated during the execution of any DMAC Command by the device. Ultra DMA Protocol Active) In PC Card I/O Mode, when Ultra DMA Protocol is supported by the host and the host has enabled Ultra DMA protocol on the card the, host shall keep the -REG signal asserted during the execution of any DMAC Command by the Active) -DMACK This is a DMA Achnowledge signal that is asserted by the host in response to (1) DMAQ to initiate DMA transfers. (ITrue IDE Mode) I 41 The CompactFlash Storage Card or CF - Card is Reset when the RESET pin is high with the following important exception: RESET I Fe compactFlash Storage Card or CF + Card is also Reset when the application of power without causing a continuous Reset of the card. Under ether of these conditions, the card shall emerge from power-up having completed an initial Reset. RESET In the Card Config	-REG	Т	44	This signal is used during Memory Cycles to distinguish between Common
Protocol Active) Image: Card Memory Select -REG Image: Card Memory Mode, when Ultra DMA Protocol is supported by the host and the host has enabled Ultra DMA protocol on the card the, host shall keep the -REG signal negated during the execution of any -DMACK DMA Command by the device. -DMACK The signal shall also be active (low) during I/O Cycles when the I/O address is on the Bus. In PC Card Memory Mode when Ultra DMA Protocol on the card the, host shall keep the -REG signal asserted during the execution of any DMA Command by the device. -DMACK Im PC Card I/O Mode, when Ultra DMA Protocol is supported by the host and DMA Protocol Active) DMACK (PC Card J/O Mode when Ultra DMA Protocol and the host has enabled Ultra DMA protocol on the card the, host shall keep the -REG signal asserted during the execution of any DMA Command by the device. -OMACK (True IDE Mode) This is a DMA Achynovidge signal that is asserted by the host in response to (-) DMARC to initiate DMA transfers. (PC Card Memory Mode) Image: Card I/O Mode and and protocol and the bost. A host that does not support by a True IDE Mode only host, this signal should be driven high or connected to VCC by the host. RESET Image: Protocol Active (PC Card Memory Mode) Image: Protocol Active Protocol Active Protocol Active (PC Card Memory Mode) Image: Protocol Active Protocol Active Protocol Active Protocol Active Protocol Active Protocol Active Prot	(PC Card Memory Mode			Memory and Register (Attribute) Memory accesses. High for Common
-REG In PC Card Memory Mode, when Ultra DMA Protocol is supported by the host and the host has enabled Ultra DMA protocol on the card the, host shall keep the -REG signal negated during the execution of any -DMACK (PC Card Memory Mode when Ultra DMA Protocol Active) DMACK (PC Card Memory Mode when In PC Card (JO Mode, when Ultra DMA Protocol active) Ultra DMA Protocol Active) DMACK In PC Card (JO Mode, when Ultra DMA Protocol is supported by the host and Ultra DMA Protocol REG Signal asserted during the execution of any DMA Command by the Active) -DMACK In PC Card (JO Mode, when Ultra DMA Protocol is supported by the host and the host has enabled Ultra DMA protocol on the card the, host shall keep the -REG signal asserted during the execution of any DMA Command by the Active) -DMACK In PC Card (JO Mode, when Ultra DMA Protocol) In PC Card JO Mode, when Ultra DMA Protocol active) -DMACK In PC Card JO Mode, when Ultra DMA Protocol active) In PC Card JO Mode, when Ultra DMA Protocol active the stand the host has enabled Ultra DMA protocol on the card the, host shall keep the -REG signal asserted during the execution of any DMA Command by the Active) -DMACK In PC Card JO Mode, when Ultra DMA Protocol active, host shall keep the erec. This is a DMA Achnowledge signal that is asserted by the host in response to (-) DMACK signal, holding a floating condition. (I'rue IDE Mode) I 41	Protocol Active) Attribute Memory Select			Memory, Low for Attribute Memory.
-HEG (PC Card I/O Mode – Except UITA DMA Protocol Active) the host and the host has enabled UItra DMA protocol on the card the, host shall keep the -REG signal negated during the execution of any DMA Command by the device. -DMACK (PC Card Memory Mode when UItra DMA Protocol Active) The signal shall also be active (low) during I/O Cycles when the U/O address is on the Bus. DMACK (PC Card I/O Mode when UItra DMA Protocol In PC Card I/O Mode, when UItra DMA Protocol on the card the, host shall keep the -REG signal asserted during the execution of any DMA Command by the device. -DMACK (True IDE Mode) This is a DMA Acknowledge signal that is asserted by the host in response to (-) DMARC to initiate DMA transfers. -DMACK (True IDE Mode) I 41 RESET (PC Card Memory Mode) I A1 RESET (PC Card Memory Mode)				In PC Card Memory Mode, when Ultra DMA Protocol is supported by
(PC Card VD Mode – Excert Uitrs DMA Protocol Active) -DMACK (PC Card Memory Mode when Uitra DMA Protocol Active) DMACK (PC Card Memory Mode when Uitra DMA Protocol Active) DMACK (PC Card Memory Mode when Uitra DMA Protocol Active) DMACK (PC Card //O Mode when Uitra DMA Protocol Active) DMACK (PC Card //O Mode when Uitra DMA Protocol Active) -OMACK (PC Card //O Mode when Uitra DMA Protocol Active) -OMACK (PC Card Mode) -PEE Mode) -OMACK (PC Card Memory Mode) -PEE Signal asserted during the execution of any DMA Command by the Active) -OMACK (PC Card Mode) -IThis is a DMA Acknowledge signal that is asserted by the host in response to (-) DMARO to Initiate DMA rearfors. In True IDE Mode) I 41 The CompactFlash Storage Card or CF+ Card is Reset when the RESET (PC Card Memory Mode) I I 41 The CompactFlash Storage Card or CF+ Card is also Reset when the RESET pin is high with the following important exception: The host may leave the RESET pin o	-REG			the host and the host has enabled Ultra DMA protocol on the card the,
Protocol Active) DMA Command by the device. -DMACK The signal shall also be active (low) during I/O Cycles when the I/O address is on the Bus. (PC Card Memory Mode when Ultra DMA Protocol active) In PC Card I/O Mode, when Ultra DMA Protocol is supported by the host and DMACK (PC Card I/O Mode when Ultra DMA Protocol Active) DMACK (PC Card I/O Mode when Ultra DMA Protocol is supported by the host and DMA Protocol Active) DMACK (PC Card I/O Mode when Ultra DMA Protocol Active) -REG signal asserted during the execution of any DMA Command by the device. -DMACK (True IDE Mode) -DMARO to initiate DMA ransfers. In True IDE Mode, while DMA operations are not active, the card shall ignore the (-) DMARO to initiate DMA ransfers. In True IDE Mode, while DMA operations are not active, the card shall ignore the (-) DMAC signal, including a floating condition. If True IDE Mode) I 41 The CompactFlash Storage Card or CF+ Card is Reset when the RESET pin is high with the following important exception: RESET I 41 The CompactFlash Storage Card or CF+ Card is also Reset when the RESET pin open or keep it continually high from the application of power without causing a continuous Reset of the card. Under either of these conditions, the card shall emerge from power-up having completed an initial Reset. RESET (PC Card I/O Mode) - This signal is the same as the PC Card Memory Mode signal. RESET In the True IDE Mode, this input pin is the a	(PC Card I/O Mode – Except Ultra DMA			host shall keep the -REG signal negated during the execution of any
-DMACK The signal shall also be active (low) during I/O Cycles when the (PC Card Memory Mode when In PC Card I/O Mode, when Ultra DMA Protocol is supported by the host and DMACK In PC Card I/O Mode, when Ultra DMA Protocol on the card the, host shall keep the -Edd V/O Mode when In PC Card I/O Mode, when Ultra DMA protocol on the card the, host shall keep the -DMACK -BEG signal asserted during the execution of any DMA Command by the -DMACK This is a DMA Acknowledge signal that is asserted by the host in response to (I'rue IDE Mode) This is a DMA Acknowledge signal that is asserted by the host in response to (I'rue IDE Mode) I 41 The CompactFlash Storage Card or CF+ Card is Reset when the RESET I (PC Card Memory Mode) I I 41 The CompactFlash Storage Card or CF+ Card is Reset when the RESET I're of these conditions, the card shall ignore the application of power without causing a continuous Reset of the card. Under either of these conditions, the card shall emerge from power-up having completed an initial Reset. The CompactFlash Storage Card or CF+ Card is also Reset when the Soft Reset bit in the Card Configuration Option Register is set. RESET I're CompactFlash Storage Card or CF+ Card is also Reset when the Soft Reset bit in the Card Configuration Option Regis	Protocol Active)			DMA Command by the device.
-DMACK (PC Card Memory Mode when Ultra DMA Protocol Active) I/O address is on the Bus. DMACK (PC Card //O Mode when Ultra DMA Protocol Active) In PC Card I/O Mode, when Ultra DMA Protocol is supported by the host and the host has enabled Ultra DMA protocol on the card the, host shall keep the -REG signal asserted during the execution of any DMA Command by the device. -DMACK (True IDE Mode) -This is a DMA Achnowledge signal that is asserted by the host in response to (-) DMARQ to initiate DMA constrained by the card shall ignore the (-) DMARQ to initiate DMA constrained by a True IDE Mode only host, this signal should be driven high or connected to VCC by the host. RESET (PC Card Memory Mode) I 41 The CompactFlash Storage Card or CF+ Card is Reset when the RESET pin is high with the following important exception: The host may leave the RESET pin open or keep it continually high from the application of power without causing a continuous Reset of the card. Under either of these conditions, the card shall emerge from power-up having completed an initial Reset. The CompactFlash Storage Card or CF+ Card is also Reset when the Soft Reset bit in the Card Configuration Option Register is set. RESET (PC Card I/O Mode) -RESET (PC Card I/O Mode) This signal is the same as the PC Card Memory Mode signal.				The signal shall also be active (low) during I/O Cycles when the
(PC Card Memory Mode when Ultra DMA Protocol Active) In PC Card I/O Mode, when Ultra DMA Protocol is supported by the host and the host has enabled Ultra DMA protocol on the card the, host shall keep the -REG signal asserted during the execution of any DMA Command by the Active) -DMACK (True IDE Mode) -This is a DMA Achnowledge signal that is asserted by the host in response to (-) DMARQ to initiate DMA transfers. In True IDE Mode, while DMA operations are not active, the card shall ignore the (-) DMARQ to initiate DMA command by the active, the card shall ignore the (-) DMACK signal, including a floating condition. RESET (PC Card Memory Mode) I 41 RESET (PC Card Memory Mode) I 41 RESET (PC Card I/O Mode) In the CompactFlash Storage Card or CF+ Card is Reset when the RESET pin is high with the following important exception: The host may leave the RESET pin open or keep it continually high from the application of power without causing a continuous Reset of the card. Under either of these conditions, the card shall emerge from power-up having completed an initial Reset. The CompactFlash Storage Card or CF+ Card is also Reset when the Soft Reset bit in the Card Configuration Option Register is set. RESET (PC Card I/O Mode) -RESET (PC Card I/O Mode) This signal is the same as the PC Card Memory Mode signal. RESET (True IDE Mode) In the True IDE Mode, this input pin is the active low hardware reset from the host.	-DMACK			I/O address is on the Bus.
DMACK (PC Card I/O Mode when Ultra DMA Protocol Active) the host has enabled Ultra DMA protocol on the card the, host shall keep the -REG signal asserted during the execution of any DMA Command by the device. -DMACK (True IDE Mode) This is a DMA Acknowledge signal that is asserted by the host in response to (-) DMARQ to initiate DMA transfers. In True IDE Mode, while DMA operations are not active, the card shall ignore the (-) DMACK signal, including a floating condition. IF DMA operation is not supported by a True IDE Mode only host, this signal should be driven high or connected to VCC by the host. A host that does not support DMA mode and implements both RESET (PC Card Memory Mode) I 41 The CompactFlash Storage Card or CF+ Card is Reset when the RESET pin is high with the following important exception: The host may leave the RESET pin open or keep it continually high from the application of power without causing a continuous Reset of the card. Under either of these conditions, the card shall emerge from power-up having completed an initial Reset. The CompactFlash Storage Card or CF+ Card is also Reset when the Soft Reset bit in the Card Configuration Option Register is set. RESET (PC Card I/O Mode) In the True IDE Mode, this input pin is the active low hardware reset from the host.	(PC Card Memory Mode when Ultra DMA Protocol Active)			In PC Card I/O Mode, when Ultra DMA Protocol is supported by the host and
(PC Card I/O Mode when Ultra DMA Protocol Active) -REG signal asserted during the execution of any DMA Command by the device. -DMACK (True IDE Mode) This is a DMA Acknowledge signal that is asserted by the host in response to (-) DMARQ to initiate DMA transfers. In True IDE Mode, while DMA operations are not active, the card shall ignore the (-) DMACK signal, including a floating condition. If DMA operation is not supported by a True IDE Mode only host, this signal should be driven high or connected to VCC by the host. A host that does not support DMA mode and implements both RESET (PC Card Memory Mode) I 41 The CompactFlash Storage Card or CF+ Card is Reset when the RESET pin is high with the following important exception: The host may leave the RESET pin open or keep it continually high from the application of power without causing a continuous Reset of the card. Under either of these conditions, the card shall emerge from power-up having completed an initial Reset. The CompactFlash Storage Card or CF+ Card is also Reset when the Soft Reset bit in the Card Configuration Option Register is set. RESET (PC Card I/O Mode) This signal is the same as the PC Card Memory Mode signal. RESET (True IDE Mode) In the True IDE Mode, this input pin is the active low hardware reset from the host.	DMACK			the host has enabled Ultra DMA protocol on the card the, host shall keep the
Active)	(PC Card I/O Mode when Ultra DMA Protocol			-REG signal asserted during the execution of any DMA Command by the
-DMACK (True IDE Mode) This is a DMA Acknowledge signal that is asserted by the host in response to (·) DMARQ to initiate DMA transfers. In True IDE Mode, while DMA operations are not active, the card shall ignore the (·) DMACK signal, including a floating condition. If DMA operations are not active, the card shall ignore the (·) DMACK signal, including a floating condition. RESET I 41 The CompactFlash Storage Card or CF+ Card is Reset when the RESET pin is high with the following important exception: The host may leave the RESET pin open or keep it continually high from the application of power without causing a continuous Reset of the card. Under either of these conditions, the card shall emerge from power-up having completed an initial Reset. RESET (PC Card I/O Mode) The Signal is the same as the PC Card Memory Mode signal. RESET (PC Card I/O Mode) In the True IDE Mode, this input pin is the active low hardware reset from the host.	Active)			device.
RESET I 41 The CompactFlash Storage Card or CF+ Card is also Reset when the RESET pin is high with the following a continuous Reset of the card. Under either of these conditions, the card shall emerge from power-up having completed an initial Reset. RESET I 41 The CompactFlash Storage Card or CF+ Card is also Reset when the RESET pin is high with the following important exception: The KompactFlash Storage Card or CF+ Card is Reset when the RESET pin is high with the following important exception: The host may leave the RESET pin open or keep it continually high from the application of power without causing a continuous Reset of the card. Under either of these conditions, the card shall emerge from power-up having completed an initial Reset. RESET I This signal is the same as the PC Card Memory Mode signal. (PC Card I/O Mode) I This signal is the same as the PC Card Memory Mode signal. RESET In the True IDE Mode, this input pin is the active low hardware reset from the host.	-DMACK (True IDE Mode)			This is a DMA Acknowledge signal that is asserted by the host in response to (-) DMARQ to initiate DMA transfers.
RESET I 41 The CompactFlash Storage Card or CF+ Card is Reset when the RESET pin is high with the following important exception: RESET I 41 The CompactFlash Storage Card or CF+ Card is Reset when the RESET pin is high with the following important exception: The host may leave the RESET pin open or keep it continually high from the application of power without causing a continuous Reset of the card. Under either of these conditions, the card shall emerge from power-up having completed an initial Reset. RESET The CompactFlash Storage Card or CF+ Card is also Reset when the Soft Reset bit in the Card Configuration Option Register is set. RESET In the True IDE Mode, this input pin is the active low hardware reset from the host.				In True IDE Mode, while DMA operations are not active, the card shall ignore the (-) DMACK signal, including a floating condition.
RESET I 41 The CompactFlash Storage Card or CF+ Card is also Reset when the RESET pin is high with the following important exception: The host may leave the RESET pin open or keep it continually high from the application of power without causing a continuous Reset of the card. Under either of these conditions, the card shall emerge from power-up having completed an initial Reset. RESET The CompactFlash Storage Card or CF+ Card is also Reset when the Soft Reset bit in the Card Configuration Option Register is set. RESET The torus pince the Card Configuration Option Register is set. RESET This signal is the same as the PC Card Memory Mode signal. (PC Card I/O Mode) In the True IDE Mode, this input pin is the active low hardware reset from the host.				If DMA operation is not supported by a True IDE Mode only host, this signal
RESET I 41 The CompactFlash Storage Card or CF+ Card is Reset when the (PC Card Memory Mode) I 41 The CompactFlash Storage Card or CF+ Card is Reset when the (PC Card Memory Mode) I Anost that does not support DMA mode and implements both RESET I Anost that does not support DMA mode and implements both (PC Card Memory Mode) I Anost that does not support DMA mode and implements both RESET The CompactFlash Storage Card or CF+ Card is Reset when the application of power without causing a continuous Reset of the card. Under either of these conditions, the card shall emerge from power-up having completed an initial Reset. The CompactFlash Storage Card or CF+ Card is also Reset when the Soft Reset bit in the Card Configuration Option Register is set. RESET This signal is the same as the PC Card Memory Mode signal. (PC Card I/O Mode) In the True IDE Mode, this input pin is the active low hardware reset from the host.				should be driven high or connected to VCC by the host.
RESET I 41 The CompactFlash Storage Card or CF+ Card is Reset when the RESET pin is high with the following important exception: The Asset may leave the RESET pin open or keep it continually high from the application of power without causing a continuous Reset of the card. Under either of these conditions, the card shall emerge from power-up having completed an initial Reset. RESET The CompactFlash Storage Card or CF+ Card is also Reset when the Soft Reset bit in the Card Configuration Option Register is set. RESET This signal is the same as the PC Card Memory Mode signal. (PC Card I/O Mode) In the True IDE Mode, this input pin is the active low hardware reset from the host.				A host that does not support DMA mode and implements both
RESET I 41 The CompactFlash Storage Card or CF+ Card is Reset when the RESET pin is high with the following important exception: The host may leave the RESET pin open or keep it continually high from the application of power without causing a continuous Reset of the card. Under either of these conditions, the card shall emerge from power-up having completed an initial Reset. The CompactFlash Storage Card or CF+ Card is also Reset when the Soft Reset bit in the Card Configuration Option Register is set. RESET This signal is the same as the PC Card Memory Mode signal. (PC Card I/O Mode) In the True IDE Mode, this input pin is the active low hardware reset from the host.				
(PC Card Memory Mode) RESET pin is high with the following important exception: The host may leave the RESET pin open or keep it continually high from the application of power without causing a continuous Reset of the card. Under either of these conditions, the card shall emerge from power-up having completed an initial Reset. The CompactFlash Storage Card or CF+ Card is also Reset when the Soft Reset bit in the Card Configuration Option Register is set. RESET This signal is the same as the PC Card Memory Mode signal. (PC Card I/O Mode) In the True IDE Mode, this input pin is the active low hardware reset from the host.	RESET	I	41	The CompactFlash Storage Card or CF+ Card is Reset when the
The host may leave the RESET pin open or keep it continually high from the application of power without causing a continuous Reset of the card. Under either of these conditions, the card shall emerge from power-up having completed an initial Reset. The CompactFlash Storage Card or CF+ Card is also Reset when the Soft Reset bit in the Card Configuration Option Register is set. RESET (PC Card I/O Mode) -RESET (True IDE Mode) In the True IDE Mode, this input pin is the active low hardware reset from the host.	(PC Card Memory Mode)			RESET pin is high with the following important exception:
application of power without causing a continuous Reset of the card. Under either of these conditions, the card shall emerge from power-up having completed an initial Reset. The CompactFlash Storage Card or CF+ Card is also Reset when the Soft RESET (PC Card I/O Mode) -RESET (True IDE Mode) In the True IDE Mode, this input pin is the active low hardware reset from the host.				The host may leave the RESET pin open or keep it continually high from the
either of these conditions, the card shall emerge from power-up having completed an initial Reset. The CompactFlash Storage Card or CF+ Card is also Reset when the Soft Reset bit in the Card Configuration Option Register is set. RESET This signal is the same as the PC Card Memory Mode signal. (PC Card I/O Mode) In the True IDE Mode, this input pin is the active low hardware reset from the host.				application of power without causing a continuous Reset of the card. Under
completed an initial Reset. The CompactFlash Storage Card or CF+ Card is also Reset when the Soft Reset bit in the Card Configuration Option Register is set. RESET This signal is the same as the PC Card Memory Mode signal. -RESET In the True IDE Mode, this input pin is the active low hardware reset from the host.				either of these conditions, the card shall emerge from power-up having
The CompactFlash Storage Card or CF+ Card is also Reset when the Soft Reset bit in the Card Configuration Option Register is set. RESET This signal is the same as the PC Card Memory Mode signal. -RESET In the True IDE Mode, this input pin is the active low hardware reset from the host.				completed an initial Reset.
Reset bit in the Card Configuration Option Register is set. RESET This signal is the same as the PC Card Memory Mode signal. (PC Card I/O Mode) In the True IDE Mode, this input pin is the active low hardware reset from the host.				The CompactFlash Storage Card or CF+ Card is also Reset when the Soft
RESET This signal is the same as the PC Card Memory Mode signal. (PC Card I/O Mode) -RESET (True IDE Mode) In the True IDE Mode, this input pin is the active low hardware reset from the host.				Reset bit in the Card Configuration Option Register is set.
(PC Card I/O Mode) -RESET (True IDE Mode) In the True IDE Mode, this input pin is the active low hardware reset from the host.	RESET			This signal is the same as the PC Card Memory Mode signal.
-RESET (True IDE Mode) In the True IDE Mode, this input pin is the active low hardware reset from the host.	(PC Card I/O Mode)			
(True IDE Mode) In the True IDE Mode, this input pin is the active low hardware reset from the host.	-RESET			
	(True IDE Mode)			In the True IDE Mode, this input pin is the active low hardware reset from the host.



VCC		13,38	+5 V, +3.3 V power.
(PC Card Memory Mode) VCC (PC Card I/O Mode) VCC			This signal is the same for all modes. This
(True IDE Mode)			signal is the same for all modes.
-VS1 -VS2 (PC Card Memory Mode) -VS1 -VS2 (PC Card I/O Mode)	0	33 40	Voltage Sense SignalsVS1 is grounded on the Card and sensed by the Host so that the CompactFlash Storage Card or CF+ Card CIS can be read at 3.3 volts and -VS2 is reserved by PCMCIA for a secondary voltage and is not connected on the Card. This signal is the same for all modes.
-VS1 -VS2 (True IDE Mode)			This signal is the same for all modes.
-WAIT (PC Card Memory Mode – Except Ultra DMA Protocol Active) -WAIT	0	42	The -WAIT signal is driven low by the CompactFlash Storage Card or CF+ Card to signal the host to delay completion of a memory or I/O cycle that is in progress.
(PC Card I/O Mode – Except Ultra DMA Protocol Active)			This signal is the same as the PC Card Memory Mode signal.
IORDY (True IDE Mode – Except Ultra DMA Protocol Active)			In True IDE Mode, except in Ultra DMA modes, this output signal may be used as IORDY.
-DDMARDY (All Modes – Ultra DMA Write Protocol Active)			In all modes, when Ultra DMA mode DMA Write is active, this signal is asserted by the device during a data burst to indicate that the device is ready to receive Ultra DMA data out bursts. The device may negate
DSTROBE (All Modes – Ultra DMA Read Protocol Active)			-DDMARDY to pause an Ultra DMA transfer.
			In all modes, when Ultra DMA mode DMA Read is active, this signal is the
			DSTROBE cause data to be latched by the host. The device may stop
			generating DSTROBE edges to pause an Ultra DMA data in burst.

Welld*i*sk Tech*nolo*gy *Co*,. Ltd.



-WE	Ι	36	This is a signal driven by the host and used for strobing memory write data to
(PC Card Memory Mode)			the registers of the CompactFlash Storage Card or CF+ Card when the card is
			configured in the memory interface mode. It is also used for writing the
-WE			configuration registers.
(PC Card I/O Mode)			
-WE			In PC Card I/O Mode, this signal is used for writing the configuration registers.
(True IDE Mode)			
			In True IDE Mode, this input signal is not used and should be connected to VCC by the host.
WP	0	24	Memory Mode – The CompactFlash Storage Card or CF+ Card does not have
(PC Card Memory Mode) Write Protect			a write protect switch. This signal is held low after the completion of the
			reset initialization sequence.
			1/0 Operation – When the CompactFlash Storage Card or CE+ Card is
-101516			i o operation - when the compact has a conge card of er a card is
(PC Card I/O Mode)			configured for I/O Operation Pin 24 is used for the -I/O Selected is 16 Bit Port
			(-IOIS16) function. A Low signal indicates that a 16 bit or odd byte only
-IOCS16			operation can be performed at the addressed port.
(True IDE Mode)			In True IDE Mode, this output signal is asserted low when this device is expecting a word data transfer cycle.



5.PHYSICAL DIMENSION

Dimension: 36.4mm (L) x 42.8mm (W) x 3.3mm (H)





6. PARTNUMBER DECODER

